Skip to main content

OpenRISC OR1200 CVE-2025-51679

| EUVDEUVD-2025-210801 CRITICAL
Sequence of Processor Instructions Leads to Unexpected Behavior (CWE-1281)
2026-08-26 mitre GHSA-f8v4-7pm5-xqfx
9.1
CVSS 3.1 · Vendor: mitre
Share

Severity by source

Vendor (mitre) PRIMARY
9.1 CRITICAL
AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:N/A:H
vuln.today AI
6.3 MEDIUM

A synthesized-hardware mismatch is not network-reachable, so AV:L; triggering the specific divergence with code execution on the core gives AC:H/PR:L, with confidentiality and availability impact but no integrity change.

3.1 AV:L/AC:H/PR:L/UI:N/S:U/C:H/I:N/A:H
4.0 AV:L/AC:H/AT:P/PR:L/UI:N/VC:H/VI:N/VA:H/SC:N/SI:N/SA:N

Primary rating from Vendor (mitre).

CVSS VectorVendor: mitre

Attack Vector
Network
Attack Complexity
Low
Privileges Required
None
User Interaction
None
Scope
Unchanged
Confidentiality
High
Integrity
None
Availability
High

Lifecycle Timeline

4
Analysis Generated
Aug 27, 2026 - 22:32 vuln.today
CVSS changed
Aug 27, 2026 - 20:37 NVD
9.1 (CRITICAL)
CVE Published
Aug 26, 2026 - 00:00 cve.org
CRITICAL 9.1
CVE Published
Aug 26, 2026 - 00:00 cve.org
UNKNOWN (no severity yet)

DescriptionCVE.org

An issue was discovered in openRISC OR1200 commit 83ac6b. A mismatch between the RTL and netlist can lead to unexpected behavior.

AnalysisAI

Information disclosure in the OpenRISC OR1200 processor soft-core (commit 83ac6b) arises from a mismatch between the RTL source and the synthesized netlist, meaning the fabricated/synthesized hardware behaves differently than the verified design and can leak confidential state or misbehave. The flaw was surfaced by the academic SynFuzz RTL-vs-netlist fuzzing research (arXiv:2504.18812) rather than by field exploitation; no public exploit identified at time of analysis and EPSS is low (0.15%, 5th percentile). The NVD CVSS of 9.1 (C:H/A:H) is far more alarming than the vague one-line description supports, so the score should be treated skeptically.

Technical ContextAI

OR1200 is a 32-bit RISC CPU implementation of the open OpenRISC 1000 architecture, distributed as synthesizable RTL (Verilog) intended for FPGA/ASIC integration. The root cause is classified as CWE-1281 (sequence of processor instructions / hardware logic leading to unexpected behavior); concretely the defect is an RTL-to-netlist equivalence failure, where logic optimization or synthesis produces a gate-level netlist that is not functionally equivalent to the register-transfer design that was verified. Such mismatches are exactly what the referenced SynFuzz project (mason.gmu.edu synfuzz, arXiv 2504.18812) is built to detect by fuzzing and cross-checking RTL simulation against the post-synthesis netlist. Note the CPE is a placeholder ('cpe:2.3:a:n/a:n/a:*') and one reference actually points to the mor1kx core issue tracker rather than OR1200, so exact affected-component boundaries are not cleanly established in the source data.

RemediationAI

No vendor-released patch version is identified at time of analysis - OR1200 is a community RTL project rather than a versioned vendor product, so the primary action is to pull the latest OpenRISC OR1200/mor1kx source past commit 83ac6b and re-run logical-equivalence checking between your RTL and synthesized netlist before taping out or programming FPGAs. Track the upstream issue at https://github.com/openrisc/mor1kx/issues/161 and review the SynFuzz materials (https://www.arxiv.org/abs/2504.18812, https://mason.gmu.edu/~rsaravan/projects/synfuzz/cve/cve.html) to reproduce the detection. As compensating controls for designs already fielded: add formal RTL-vs-netlist equivalence checking to your synthesis flow (trade-off: added EDA tooling cost and runtime), constrain synthesis optimization directives that may have introduced the divergence (trade-off: possible area/timing regression), and restrict who can load bitstreams/run untrusted code on the core (trade-off: operational friction). These are integration-time mitigations; there is no runtime signature to block.

More in N A

View all
CVE-2024-51092 CRITICAL POC
9.1 May 08

LibreNMS before 24.10.0 allows a remote attacker to execute arbitrary code via OS command injection involving AboutContr

CVE-2025-15684 MEDIUM POC
5.5 Aug 12

Reachable assertion in Open5GS up to version 2.7.6 allows remote unauthenticated attackers to crash the Diameter CER han

CVE-2024-45257 HIGH POC
7.3 May 08

A Command Injection issue in the payload build page in BYOB (Build Your Own Botnet) 2.0 allows attackers to execute arbi

CVE-2025-15687 LOW POC
2.1 Aug 12

Denial of service in Open5GS 2.7.6 and earlier allows network-adjacent attackers with low-privilege Diameter Gx peer acc

CVE-2025-15686 LOW POC
2.1 Aug 12

Denial of service in Open5GS HSS (Home Subscriber Server) versions 2.7.0 through 2.7.6 is triggered remotely by manipula

CVE-2025-67888 HIGH POC
7.3 May 08

Remote command injection in Control Web Panel allows unauthenticated attackers to execute arbitrary OS commands as root

CVE-2024-53326 HIGH POC
7.3 May 08

LINQPad before 5.52.01 Pro edition is vulnerable to Unsafe Deserialization in LINQPad.AutoRefManager::PopulateFromCache(

CVE-2026-38360 CRITICAL POC
9.8 May 08

Remote code execution in dash-uploader (Python package for Plotly Dash) versions 0.1.0 through 0.7.0a2 allows unauthenti

CVE-2026-30623 CRITICAL POC
9.8 Jul 15

Command injection in LiteLLM 1.18.10 lets attackers who can configure MCP (Model Context Protocol) servers supply arbitr

CVE-2026-67917 CRITICAL POC
9.8 Aug 17

SQL injection in AzuraCast's backup restore flow (versions up to and including 0.23.7) lets an attacker achieve privileg

CVE-2026-75337 CRITICAL POC
9.8 Aug 27

Arbitrary file read in Yu AI Code Mother v4.3 lets anonymous, remote attackers retrieve files outside the intended previ

CVE-2026-31072 CRITICAL POC
9.8 May 19

Remote code execution in APScheduler (all versions through 3.10.x and 4.0.0a5) is achievable when applications deseriali

Share

CVE-2025-51679 vulnerability details – vuln.today

This site uses cookies essential for authentication and security. No tracking or analytics cookies are used. Privacy Policy