Skip to main content

Linux Kernel CVE-2026-53057

| EUVDEUVD-2026-38925 HIGH
2026-06-24 Linux GHSA-fjm2-575q-p7vq
8.8
CVSS 3.1 · Vendor: Linux
Share

Severity by source

Vendor (Linux) PRIMARY
8.8 HIGH
AV:L/AC:L/PR:L/UI:N/S:C/C:H/I:H/A:H
vuln.today AI
7.8 HIGH

Local low-priv operator drives DDT/PDT remaps (AV:L/PR:L); exploiting stale cached translations is a timing/race window so AC:H; IOMMU isolation breach crosses domains so S:C with high C/I/A.

3.1 AV:L/AC:H/PR:L/UI:N/S:C/C:H/I:H/A:H
4.0 AV:L/AC:H/AT:N/PR:L/UI:N/VC:H/VI:H/VA:H/SC:H/SI:H/SA:H
SUSE
6.4 MEDIUM
AV:L/AC:H/PR:H/UI:N/S:U/C:H/I:H/A:H

Primary rating from Vendor (Linux).

CVSS VectorVendor: Linux

Attack Vector
Local
Attack Complexity
Low
Privileges Required
Low
User Interaction
None
Scope
Changed
Confidentiality
High
Integrity
High
Availability
High

Lifecycle Timeline

5
Analysis Generated
Jun 28, 2026 - 09:00 vuln.today
CVSS changed
Jun 28, 2026 - 08:22 NVD
8.8 (HIGH)
Patch available
Jun 24, 2026 - 18:02 EUVD
CVE Published
Jun 24, 2026 - 16:30 cve.org
UNKNOWN (no severity yet)
CVE Published
Jun 24, 2026 - 16:30 cve.org
HIGH 8.8

DescriptionCVE.org

In the Linux kernel, the following vulnerability has been resolved:

iommu/riscv: Add IOTINVAL after updating DDT/PDT entries

Add riscv_iommu_iodir_iotinval() to perform required TLB and context cache invalidations after updating DDT or PDT entries, as mandated by the RISC-V IOMMU specification (Section 6.3.1 and 6.3.2).

AnalysisAI

Privilege/isolation bypass in the Linux kernel RISC-V IOMMU driver allows a local low-privileged actor to leverage stale address translations because the driver failed to issue mandatory TLB and context-cache invalidations (IOTINVAL) after updating Device Directory Table (DDT) or Page Directory Table (PDT) entries. Affecting RISC-V platforms running kernels prior to the stable fixes (6.18.33, 7.0.10, 7.1), the gap can let a device or its controlling principal access memory outside its intended IOMMU domain, breaking DMA isolation. There is no public exploit identified at time of analysis, EPSS risk is low (0.17%, 6th percentile), and it is not in CISA KEV.

Technical ContextAI

The RISC-V IOMMU enforces memory isolation for DMA-capable devices by translating device addresses through the Device Directory Table (DDT, which maps device IDs to per-device context) and Page Directory Table (PDT, which holds process address-space contexts for PCIe PASID/ATS flows). The RISC-V IOMMU specification (Sections 6.3.1 and 6.3.2) mandates that any update to DDT or PDT entries be followed by IOTINVAL operations to flush cached translations and device-directory context. The driver omitted these invalidations, so the IOMMU could continue using stale cached entries after a remap, reattach, or teardown - a translation/cache-coherency defect (no CWE was assigned by NVD; the closest class is improper invalidation of cached translations / use of stale mapping data). The CPE data points generically to cpe:2.3:a:linux:linux, but the actual vulnerable code path is confined to the drivers/iommu/riscv subsystem and therefore only RISC-V hardware with an IOMMU.

RemediationAI

Apply the vendor-released stable kernel fixes: upgrade to Linux 6.18.33, 7.0.10, or 7.1 (or backport the three upstream fix commits 3f917d9b, d99d1c13, and f5c262b5 from https://git.kernel.org/stable/c/ ) which add riscv_iommu_iodir_iotinval() to invalidate caches after DDT/PDT updates. For distribution kernels, take the vendor build that incorporates these commits. Until patched, reduce exposure by avoiding device passthrough on affected RISC-V hosts: disable or restrict VFIO/IOMMU device assignment to untrusted guests or userspace, and limit which local principals can attach/detach devices or manage PASID contexts (this disables passthrough-based workloads, the main trade-off). Note the issue only manifests on RISC-V with the IOMMU active, so non-RISC-V or IOMMU-disabled deployments need no action. There is no effective in-kernel workaround for the missing invalidation itself short of the code fix, so prioritize patching over compensating controls where passthrough is required.

Vendor StatusVendor

SUSE

Severity: Moderate
Product Status
SUSE Linux Enterprise Desktop 15 SP7 Not-Affected
SUSE Linux Enterprise Desktop 15 SP7 Not-Affected
SUSE Linux Enterprise High Availability Extension 15 SP7 Not-Affected
SUSE Linux Enterprise High Availability Extension 15 SP7 Not-Affected
SUSE Linux Enterprise High Performance Computing 15 SP7 Not-Affected

Share

CVE-2026-53057 vulnerability details – vuln.today

This site uses cookies essential for authentication and security. No tracking or analytics cookies are used. Privacy Policy