Skip to main content

Linux Kernel CVE-2026-53045

| EUVDEUVD-2026-38913 CRITICAL
2026-06-24 Linux GHSA-wxrq-q288-7rhp
Critical
Disputed · 9.8 Vendor: Linux
Share

Severity by source

Sources disagree (Low–Critical)
Vendor (Linux) PRIMARY
9.8 CRITICAL
AV:N/AC:L/PR:N/UI:N/S:U/C:H/I:H/A:H
vuln.today AI
1.9 LOW

Local hardware-bound driver path requiring privileged in-kernel EMC scaling (PR:H, AV:L), race/timing-dependent transition (AC:H); impact is limited memory instability (A:L) with no confidentiality or integrity loss.

3.1 AV:L/AC:H/PR:H/UI:N/S:U/C:N/I:N/A:L
4.0 AV:L/AC:H/AT:P/PR:H/UI:N/VC:N/VI:N/VA:L/SC:N/SI:N/SA:N
SUSE
2.9 LOW
AV:L/AC:H/PR:N/UI:N/S:U/C:N/I:N/A:L

vuln.today treats the vendor’s rating as authoritative. A higher third-party CVSS (e.g. CISA-ADP) is shown for transparency but does not drive the headline severity.

CVSS VectorVendor: Linux

Attack Vector
Network
Attack Complexity
Low
Privileges Required
None
User Interaction
None
Scope
Unchanged
Confidentiality
High
Integrity
High
Availability
High

Lifecycle Timeline

5
Analysis Generated
Jun 28, 2026 - 08:56 vuln.today
CVSS changed
Jun 28, 2026 - 08:22 NVD
9.8 (CRITICAL)
Patch available
Jun 24, 2026 - 18:02 EUVD
CVE Published
Jun 24, 2026 - 16:29 cve.org
CRITICAL 9.8
CVE Published
Jun 24, 2026 - 16:29 cve.org
UNKNOWN (no severity yet)

DescriptionCVE.org

In the Linux kernel, the following vulnerability has been resolved:

memory: tegra124-emc: Fix dll_change check

The code checking whether the specified memory timing enables DLL in the EMRS register was reversed. DLL is enabled if bit A0 is low. Fix the check.

AnalysisAI

Incorrect DLL-enable logic in the Linux kernel's Tegra124 External Memory Controller (EMC) driver (drivers/memory/tegra/tegra124-emc) caused a reversed check of the EMRS register's A0 bit, which determines whether the memory DLL is enabled (DLL is on when A0 is low). On affected NVIDIA Tegra124 SoC platforms this could mis-program DRAM timing during frequency scaling, leading to memory instability rather than a remotely triggerable compromise. The fix has been backported across stable trees; no public exploit identified at time of analysis, and EPSS is very low (0.18%, 7th percentile).

Technical ContextAI

The affected component is the Tegra124 EMC driver in the Linux kernel, which manages DRAM clock and timing on NVIDIA Tegra124 (32-bit ARM Cortex-A15) SoCs. During EMC frequency transitions the driver issues an Extended Mode Register Set (EMRS) command and must know whether the on-die DLL (Delay-Locked Loop, used to align DRAM data strobes with the clock at higher frequencies) should be enabled. Per JEDEC LPDDR/DDR semantics encoded here, the DLL is enabled when mode-register bit A0 is low; the driver's dll_change determination inverted this condition. The CPE data only generically lists cpe:2.3:a:linux:linux, and the CWE is unassigned (N/A), but the root cause is best classed as incorrect logic / inverted boolean condition affecting hardware register programming.

RemediationAI

Vendor-released patch: update to a fixed stable kernel - 5.10.258, 5.15.209, 6.1.175, 6.6.141, 6.12.91, 6.18.33, 7.0.10, or 7.1 (or later in each series), which correct the reversed DLL check. Source-level fixes are available as git.kernel.org stable commits (e.g., https://git.kernel.org/stable/c/9597ab9a8296ab337e6820f8a717ff621078b632 and the other listed commits) for those building custom kernels. Because exploitation is bound to physical Tegra124 hardware and in-kernel EMC scaling, there is no exposed network service to filter; if immediate patching is not possible on an affected device, a practical compensating control is to pin the EMC to a known-good fixed frequency / disable dynamic EMC frequency scaling in the device tree or platform config so the mis-evaluated DLL transition path is not exercised, accepting the trade-off of losing power/performance DVFS benefits. Track guidance via https://nvd.nist.gov/vuln/detail/CVE-2026-53045.

Vendor StatusVendor

SUSE

Severity: Low
Product Status
Image SLES15-SP7-Azure-3P Image SLES15-SP7-Azure-Basic Image SLES15-SP7-Azure-Standard Image SLES15-SP7-HPC-Azure Affected
Image SLES15-SP7-BYOS-Azure Image SLES15-SP7-BYOS-GCE Image SLES15-SP7-CHOST-BYOS-Aliyun Image SLES15-SP7-CHOST-BYOS-Azure Image SLES15-SP7-CHOST-BYOS-EC2 Image SLES15-SP7-CHOST-BYOS-GCE Image SLES15-SP7-CHOST-BYOS-GDC Image SLES15-SP7-CHOST-BYOS-SAP-CCloud Image SLES15-SP7-EC2 Image SLES15-SP7-EC2-ECS-HVM Image SLES15-SP7-GCE Image SLES15-SP7-HPC-BYOS-Azure Image SLES15-SP7-HPC-BYOS-EC2 Image SLES15-SP7-HPC-BYOS-GCE Image SLES15-SP7-Hardened-BYOS-Azure Image SLES15-SP7-Hardened-BYOS-EC2 Image SLES15-SP7-Hardened-BYOS-GCE Image SLES15-SP7-SAPCAL-Azure Image SLES15-SP7-SAPCAL-EC2 Image SLES15-SP7-SAPCAL-GCE Affected
Image SLES15-SP7-SAP-Azure Image SLES15-SP7-SAP-Azure-3P Image SLES15-SP7-SAP-BYOS-Azure Image SLES15-SP7-SAP-BYOS-EC2 Image SLES15-SP7-SAP-BYOS-GCE Image SLES15-SP7-SAP-EC2 Image SLES15-SP7-SAP-GCE Image SLES15-SP7-SAP-Hardened-Azure Image SLES15-SP7-SAP-Hardened-BYOS-Azure Image SLES15-SP7-SAP-Hardened-BYOS-EC2 Image SLES15-SP7-SAP-Hardened-BYOS-GCE Image SLES15-SP7-SAP-Hardened-GCE Affected
SUSE Linux Enterprise Desktop 15 SP7 Fixed
SUSE Linux Enterprise High Availability Extension 15 SP7 Fixed

Share

CVE-2026-53045 vulnerability details – vuln.today

This site uses cookies essential for authentication and security. No tracking or analytics cookies are used. Privacy Policy