Skip to main content

Intel Processors CVE-2025-35973

| EUVDEUVD-2025-210692 MEDIUM
Improper Handling of Values (CWE-229)
2026-08-11 intel GHSA-g4r3-3x88-prrw
4.5
CVSS 4.0 · Vendor: intel
Share

Severity by source

Vendor (intel) PRIMARY
4.5 MEDIUM
CVSS:4.0/AV:L/AC:H/AT:P/PR:H/UI:N/VC:L/VI:L/VA:N/SC:H/SI:H/SA:N/E:X/CR:X/IR:X/AR:X/MAV:X/MAC:X/MAT:X/MPR:X/MUI:X/MVC:X/MVI:X/MVA:X/MSC:X/MSI:X/MSA:X/S:X/AU:X/R:X/V:X/RE:X/U:X
vuln.today AI
7.2 HIGH

Local access with high privileges and high complexity required; scope change applies due to hypervisor/VM boundary crossing with high subsequent-system C/I impact and no availability impact.

3.1 AV:L/AC:H/PR:H/UI:N/S:C/C:H/I:H/A:N
4.0 AV:L/AC:H/AT:P/PR:H/UI:N/VC:L/VI:L/VA:N/SC:H/SI:H/SA:N
SUSE
7.2 HIGH
AV:L/AC:H/PR:H/UI:N/S:C/C:H/I:H/A:N
Red Hat
7.2 HIGH
qualitative

Primary rating from Vendor (intel).

CVSS VectorVendor: intel

Attack Vector
Local
Attack Complexity
High
Privileges Required
High
User Interaction
None
Scope
X

Lifecycle Timeline

2
Analysis Generated
Aug 11, 2026 - 21:59 vuln.today
CVE Published
Aug 11, 2026 - 16:28 cve.org
MEDIUM 4.5

DescriptionCVE.org

Improper handling of values for some Intel(R) Processors within Ring 0: Kernel, Hypervisor and Bare Metal OS may allow an escalation of privilege. Authorized adversary with a privileged user combined with a high complexity attack may enable escalation of privilege. This result may potentially occur via local access when attack requirements are present with special internal knowledge and require no user interaction. The potential vulnerability may impact the confidentiality (low), integrity (low) and availability (none) of the vulnerable system, resulting in subsequent system confidentiality (high), integrity (high) and availability (none) impacts.

AnalysisAI

Privilege escalation in Intel Processors operating within Ring 0 environments - kernel, hypervisor, and bare-metal OS - allows an authorized attacker already holding high-privilege access to cross isolation boundaries and achieve high confidentiality and integrity impact on subsequent systems such as hypervisors or co-located virtual machines. The CVSS 4.0 vector (AV:L/AC:H/AT:P/PR:H/SC:H/SI:H) confirms the attack is local, high-complexity, and gated behind existing privileged access plus special internal knowledge of processor internals, significantly limiting the exploitable population. No public exploit code and no CISA KEV listing exist at time of analysis, making current real-world risk primarily theoretical but relevant to hardened multi-tenant and virtualized datacenter environments.

Technical ContextAI

Intel processors implement the x86/x64 privilege ring model, where Ring 0 is the most privileged execution level - used exclusively by OS kernels, Type-1 hypervisors, and bare-metal OS deployments. CWE-229 (Improper Handling of Values) indicates the root cause is a processor-level failure to correctly process specific internal values when executing in Ring 0 context; this is distinct from a software bug and likely involves microarchitectural state or instruction decode behavior that produces unintended side effects. The scope change in the CVSS 4.0 metrics (VC:L/VI:L on the vulnerable system but SC:H/SI:H on subsequent systems) strongly implies the flaw enables crossing a trust boundary - most plausibly from a privileged guest or kernel context into hypervisor memory or a peer VM. The CPE string cpe:2.3:a:n/a:intel(r)_processors:*:*:*:*:*:*:*:* uses a wildcard version, indicating the advisory has not yet scoped a specific microarchitecture generation; affected models are deferred to the Intel SA-01428 advisory at https://intel.com/content/www/us/en/security-center/advisory/intel-sa-01428.html.

RemediationAI

The primary remediation path is to consult INTEL-SA-01428 at https://intel.com/content/www/us/en/security-center/advisory/intel-sa-01428.html to identify applicable microcode updates or BIOS/UEFI firmware updates for affected processor models, then deploy those updates through the OEM or system vendor's firmware update channel. Microcode updates for Intel processor vulnerabilities are typically delivered via BIOS/UEFI updates from the system OEM (Dell, HP, Lenovo, Supermicro, etc.) or via OS-level microcode loading packages (intel-microcode on Linux distributions). Because exact fixed microcode versions were not independently confirmed in the available intelligence data, organizations should not assume a fixed version without verifying against the advisory. As a compensating control for environments where immediate firmware update is not feasible, restricting Ring 0 code execution paths - such as disabling unsigned kernel module loading, enforcing Secure Boot, and limiting which principals can install or run kernel-mode software - raises the exploitation barrier. Note that these controls address privilege escalation prerequisites rather than the underlying processor flaw, and are not equivalent to patching. Side effect of microcode updates: potential minor performance impact in specific workloads; always validate in staging before production rollout.

Vendor StatusVendor

SUSE

Severity: Important
Product Status
SUSE Linux Enterprise Desktop 15 SP7 Affected
SUSE Linux Enterprise High Performance Computing 12 Affected
SUSE Linux Enterprise High Performance Computing 15 SP7 Affected
SUSE Linux Enterprise Micro 5.3 Affected
SUSE Linux Enterprise Micro 5.4 Affected

Share

CVE-2025-35973 vulnerability details – vuln.today

This site uses cookies essential for authentication and security. No tracking or analytics cookies are used. Privacy Policy