Skip to main content

CWE-1233

Security-Sensitive Hardware Controls with Missing Lock Bit Protection

4 CVEs Avg CVSS 5.6 MITRE
0
CRITICAL
1
HIGH
2
MEDIUM
1
LOW
2
POC
0
KEV

Monthly

CVE-2025-61972 HIGH This Week

Privilege escalation into the AMD Secure Processor affects AMD EPYC 8004/9004/9005 and EPYC Embedded 8004/9004/9005 series processors, where missing lock bit protection on NBIO registers lets a local admin-privileged attacker gain arbitrary System Management Network (SMN) access. This can lead to arbitrary code execution inside the AMD Secure Processor (ASP) and breaks the confidentiality and integrity guarantees SEV-SNP is supposed to provide to confidential-computing guests. There is no public exploit identified at time of analysis, EPSS risk is negligible (0.01%), and CISA SSVC rates exploitation as none but technical impact as total.

Amd RCE Amd Epyc 9004 Series Processors Amd Epyc 9005 Series Processors Amd Epyc 8004 Series Processors +4
NVD VulDB
CVSS 4.0
8.5
EPSS
0.0%
CVE-2025-61971 MEDIUM This Month

Missing hardware lock bit protection on NBIO registers in AMD EPYC server processors (7003/8004/9004/9005 series, including embedded variants) allows a local admin-privileged attacker to reconfigure MMIO routing, undermining SEV-SNP guest integrity guarantees. The vulnerability is significant in confidential computing contexts where SEV-SNP is deployed to protect tenant workloads from potentially malicious host operators - precisely the trust boundary AMD's hardware security feature is designed to enforce. No public exploit exists and EPSS (0.01%, 2nd percentile) combined with SSVC exploitation status of 'none' indicate negligible near-term mass exploitation risk; however, targeted abuse by privileged insiders or compromised hypervisor hosts is the realistic concern.

Information Disclosure Amd Epyc 9004 Series Processors Amd Epyc 7003 Series Processors Amd Epyc 9005 Series Processors Amd Epyc 8004 Series Processors +5
NVD VulDB
CVSS 4.0
5.9
EPSS
0.0%
CVE-2025-25735 MEDIUM POC Monitor

Kapsch TrafficCom RIS-9160 & RIS-9260 Roadside Units (RSUs) v3.2.0.829.23, v3.8.0.1119.42, and v4.6.0.1211.28 were discovered to lack SPI Protected Range Registers (PRRs), allowing attackers with. Rated medium severity (CVSS 4.6), this vulnerability is no authentication required, low attack complexity. Public exploit code available and no vendor patch available.

Information Disclosure Ris 9160 Firmware Ris 9260 Firmware
NVD
CVSS 3.1
4.6
EPSS
0.0%
CVE-2025-25733 LOW POC Monitor

Incorrect access control in the SPI Flash Chip of Kapsch TrafficCom RIS-9160 & RIS-9260 Roadside Units (RSUs) v3.2.0.829.23, v3.8.0.1119.42, and v4.6.0.1211.28 allows physically proximate attackers. Rated low severity (CVSS 3.5), this vulnerability is no authentication required, low attack complexity. Public exploit code available and no vendor patch available.

Information Disclosure Ris 9160 Firmware Ris 9260 Firmware
NVD
CVSS 3.1
3.5
EPSS
0.0%
EPSS 0% CVSS 8.5
HIGH This Week

Privilege escalation into the AMD Secure Processor affects AMD EPYC 8004/9004/9005 and EPYC Embedded 8004/9004/9005 series processors, where missing lock bit protection on NBIO registers lets a local admin-privileged attacker gain arbitrary System Management Network (SMN) access. This can lead to arbitrary code execution inside the AMD Secure Processor (ASP) and breaks the confidentiality and integrity guarantees SEV-SNP is supposed to provide to confidential-computing guests. There is no public exploit identified at time of analysis, EPSS risk is negligible (0.01%), and CISA SSVC rates exploitation as none but technical impact as total.

Amd RCE Amd Epyc 9004 Series Processors +6
NVD VulDB
EPSS 0% CVSS 5.9
MEDIUM This Month

Missing hardware lock bit protection on NBIO registers in AMD EPYC server processors (7003/8004/9004/9005 series, including embedded variants) allows a local admin-privileged attacker to reconfigure MMIO routing, undermining SEV-SNP guest integrity guarantees. The vulnerability is significant in confidential computing contexts where SEV-SNP is deployed to protect tenant workloads from potentially malicious host operators - precisely the trust boundary AMD's hardware security feature is designed to enforce. No public exploit exists and EPSS (0.01%, 2nd percentile) combined with SSVC exploitation status of 'none' indicate negligible near-term mass exploitation risk; however, targeted abuse by privileged insiders or compromised hypervisor hosts is the realistic concern.

Information Disclosure Amd Epyc 9004 Series Processors Amd Epyc 7003 Series Processors +7
NVD VulDB
EPSS 0% CVSS 4.6
MEDIUM POC Monitor

Kapsch TrafficCom RIS-9160 & RIS-9260 Roadside Units (RSUs) v3.2.0.829.23, v3.8.0.1119.42, and v4.6.0.1211.28 were discovered to lack SPI Protected Range Registers (PRRs), allowing attackers with. Rated medium severity (CVSS 4.6), this vulnerability is no authentication required, low attack complexity. Public exploit code available and no vendor patch available.

Information Disclosure Ris 9160 Firmware Ris 9260 Firmware
NVD
EPSS 0% CVSS 3.5
LOW POC Monitor

Incorrect access control in the SPI Flash Chip of Kapsch TrafficCom RIS-9160 & RIS-9260 Roadside Units (RSUs) v3.2.0.829.23, v3.8.0.1119.42, and v4.6.0.1211.28 allows physically proximate attackers. Rated low severity (CVSS 3.5), this vulnerability is no authentication required, low attack complexity. Public exploit code available and no vendor patch available.

Information Disclosure Ris 9160 Firmware Ris 9260 Firmware
NVD

This site uses cookies essential for authentication and security. No tracking or analytics cookies are used. Privacy Policy